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Abstract— This paper presents a two-level hierarchical control 
approach for voltage source inverters used to interface Distrib-
uted Generators (DGs) in microgrid applications. The control 
structure comprises primary and secondary levels. The primary 
level is a local controller, which consists of voltage and current 
inner control loops in order to fix the filter capacitor voltage and 
a virtual impedance loop mainly for voltage harmonics and un-
balance compensation. The virtual impedance is set by the cen-
tral secondary controller to mitigate the voltage distortion at 
sensitive load bus (SLB). Secondary controller is connected to a 
measurement unit to obtain the data of voltage harmonics and 
unbalance at microgrid SLB and broadcasts the commands for 
adjusting the virtual impedance of each unit. A general case 
with a combined voltage harmonic and unbalance distortion is 
considered. In such a case, voltage distortion is mitigated by 
selective insertion of capacitive virtual impedances for negative 
sequence of fundamental component as well as positive and neg-
ative sequences of main harmonics. The values of virtual capaci-
tances are determined based on the required voltage quality at 
the load bus; thus, this scheme is titled as adaptive virtual im-
pedance. Experimental results are presented to demonstrate the 
effectiveness of the proposed control approach.  
Index Terms— Distributed generator (DG), harmonics, mi-
crogrid, unbalance, virtual impedance.  
I. INTRODUCTION 
Distributed Generators (DGs) are often connected to the 
electrical systems through a power-electronic interface con-
verter. A cluster of DGs and loads can form a local grid, called 
Microgrid, which is able to operate in grid-connected and is-
landed modes [1]. Islanded microgrids are discussed in IEEE 
Std. 1547.4-2011 [2] and will be studied in the present paper. 
In ac microgrids, the last stage of DGs interface converter is 
an inverter, which in islanded operation is often controlled to 
regulate output voltage and frequency [3]. However, recently 
some control approaches are proposed to control the inverter 
for compensation of power quality problems [4]-[10].  
The scheme of [4] is based on a two-inverter (shunt-series) 
interface converter to control power flow and to compensate 
the voltage unbalance. This structure can be unattractive due 
to high cost and volume of the interface converter. In [5], each 
DG unit of microgrid is controlled as a negative sequence con-
ductance to compensate voltage unbalance. An autonomous 
voltage unbalance compensation scheme which works based 
on the local measurements is proposed in [6] for DG units of 
an islanded microgrid. In [7] and [8], the inverters emulate a 
resistance at harmonic frequencies to compensate voltage 
harmonic distortion. The methods presented in [5]-[8] are de-
signed for compensation of voltage unbalance or harmonics at 
each DG terminal while usually it is preferred to have a good  
power quality at “Sensitive Load Bus (SLB)” of the microgrid. 
Based on this, a hierarchical structure is presented in [9] to 
enhance voltage quality at SLB.  
As explained in [10], another idea for compensation of 
power quality problems is to apply capacitive virtual imped-
ances. The capacitive impedance presented in [10] has a fixed 
value and is realized by a negative inductance equal to the 
output inductor of LCL filter of interface inverters. This way, 
the voltage quality after the LCL filter is improved, noticea-
bly. Moreover, the control structure is much simpler than hier-
archical scheme of [9]. However, the quality of SLB voltage is 
not controlled in [10] and it can be a problem, if SLB is elec-
trically far from the LCL filter output. In addition, it is as-
sumed in [10] that all inverters are terminated to LCL filters. 
This assumption cannot be generalized to all applications.  
In this paper, the concept of secondary control is applied to 
adaptively set the value of virtual impedance (capacitance). To 
consider a general case, a nonlinear load with one-phase dis-
connection is connected to the microgrid to generate funda-
mental voltage unbalance as well as negative and positive se-
quences of harmonics. In the proposed scheme, secondary 
controller determines the virtual capacitances which should be 
inserted for negative sequence of fundamental component and 
for main harmonic orders (here 3rd, 5th and 7th harmonics) in a  
Fig. 1.  Proposed hierarchical control structure. 
selective way. Note that in the case of unbalanced loading, 
triplen harmonics will also have positive and negative se-
quences [9]. The control objective is to reduce SLB voltage 
distortion to the desired level. 
II. PROPOSED CONTROL STRUCTURE  
The structure of the voltage source inverter (VSI) and the 
two-level control scheme is depicted in Fig. 1. VSI consists of 
a three phase PWM inverter (output stage of DG interface) 
and an LC (or LCL) filter. Primary level encompasses mi-
crogrid DGs local controllers which mainly consist of propor-
tional-resonant (PR) voltage and current controllers, power 
droop controllers, and virtual impedance loop. The control 
system is designed in stationary (αβ) reference frame. Thus, 
Clarke equations are applied to transform the voltages and 
currents between abc and αβ frames. As it can be seen in Fig. 
1, the reference of the DG capacitor voltage ( *vαβ ) is formed 
by power droop controllers and selective virtual impedance 
loop. Then, the reference current ( *iαβ ) is generated based on 
the instantaneous capacitor voltage in αβ frame ( ov αβ ) and 
*vαβ . Furthermore, LC filter inductor current is transformed to 
αβ frame ( Li αβ ) and controlled by the current controller to 
generate the reference voltage for the PWM block. In addition, 
a feedforward loop is included in order to take the small varia-
tions of dc link voltage (Vdc) into account. Details about droop 
controllers and voltage/current loops can be found in [9] and 
[11].  
As it can be seen in Fig. 1, the central secondary level is 
implemented by using some PI controllers that broadcast the 
reference values to each DG for compensation of voltage un-
balance and harmonic distortion to the required level. The 
secondary controller can be far from DGs and SLB. Thus, 
SLB voltage information is sent to this controller by means of 
low bandwidth communication (LBC). Low bandwidth is pre-
ferred since the control performance will not be dependent on 
the availability of a high bandwidth communication. To make 
sure that LBC is sufficient, positive and negative sequences of 
SLB voltage fundamental and main harmonic components are 
extracted in dq frame. This way, the resultant values are dc 
and can be transmitted by means of LBC. In Fig. 1, super-
scripts “+”, “–”, “1” and “h” represent positive sequence, neg-
ative sequence, fundamental component and hth harmonic 
component, respectively. More explanations about measure-
ment block are provided in [9]. 
The structure of the secondary controller and virtual im-
pedance loops are explained in the following subsections.  
A. Secondary Controller 
The details of the secondary controller are also depicted in 
Fig. 1. As seen, dq components of SLB voltage fundamental 
positive and negative sequences ( 1dqv
+  and 1dqv
− ) and hth har-
monic positive and negative sequences ( hdqv
+
 
and )hdqv
−  are 
used to calculate voltage unbalance factor (UF ) and hth har-
monic distortion indices ( hHD +  and hHD − ). For this, the 
following equations can be applied: 
( ) ( )
( ) ( )
2 21 1
2 21 1
% 100
qd
qd
v v
UF
v v
− −
+ +
+
= ×
+
                                          (1) 
( ) ( )
( ) ( )
2 2
2 21 1
% 100
h h
qdh
qd
v v
HD
v v
± ±
±
+ +
+
= ×
+
                                    (2) 
 
 
Fig. 2.  Proposed adaptive virtual impedance scheme. 
 
(a) 
 
(b) 
Fig. 3.  Details of resistive-capacitive virtual impedance for hth harmonic. 
(a) positive sequence, (b) negative sequence 
Then,UF , hHD + and hHD −
 
are compared with the ref-
erence values ( refUF ,
h
refHD
+  and hrefHD
− , respectively) and 
the errors are fed to proportional-integral (PI) controllers. The 
outputs of these controllers are reference values for negative 
inductances ( 1vL
− , hvL
+ and hvL
− ), which act as capacitances to 
compensate voltage distortion of SLB. Finally, these refer-
ences are sent to each inverter local controller (primary lev-
el). Note that if UF , hHD + or hHD −
 
are less than the refer-
ence values, the respective dead-band block shown in Fig. 1 
prevents the increase of the distortion by the PI controller.  
B. Adaptive Virtual Impedance Scheme 
The general structure of the proposed adaptive virtual 
block is illustrated in Fig. 2. It consists of resistive-inductive 
structure for fundamental positive sequence component and 
resistive-capacitive scheme for other current components. As 
it can be observed, the inverter output current in stationary 
frame ( oi αβ ) is fed to the virtual impedance block and then, 
its components are extracted. Afterwards, each component is 
applied to the respective sub-block. Finally, the outputs of 
these sub-blocks are added together and inserted as a reference 
for voltage controller, as shown in Fig. 1.     
The resistive-inductive sub-block of Fig. 2 is to enhance 
the performance of droop controllers and to make the system 
more damped [6], [11]. The resistive part of resistive-
capacitive sub-blocks can be included to improve the sharing 
of fundamental negative sequence and harmonic components 
of load current among inverters. The performance of these 
virtual resistances is investigated in the previous works (e.g. 
[9] and [10]) and will not be discussed in the present paper. As 
mentioned before, the capacitive parts of the virtual imped-
ance block are adaptively set by the secondary controller.  
The way of creating a resistive-capacitive virtual imped-
ance in αβ frame for positive and negative sequences of hth 
harmonic is depicted in Fig. 3. In this figure, hvR is the virtual 
resistance for sharing hth current harmonic among inverters 
and ω0 represents the system fundamental angular frequency. 
Note that usually same virtual resistances are applied for both 
sequences of harmonics [9]. The scheme of Fig. 3(b) can be 
applied for negative sequence of fundamental component by 
replacing h by 1. More descriptions can be found in [10].      
III. EXPERIMENTAL RESULTS 
Fig. 4 shows the general scheme and the photo of 
experimental setup. The test system represents a two-DG 
islanded microgrid. As it can be seen in Fig. 4(a), a diode 
rectifier is connected to SLB as the nonlinear load. In order to 
create unbalanced voltage distortion, it is assumed that one 
phase of this load is disconnected. Note that no further load is 
connected to SLB to have the experimental setup as simple as 
possible. However, in practice, the distortion created by the 
nonlinear load can cause malfunction of the sensitive loads 
connected to the same bus or a bus in electrical proximity. 
Switching frequency of the DGs inverters is 10 kHz. Inverters 
switching is controlled by a DS1103 dSPACE card. “dSPACE 
Control Desk” is used as the user interface. The test system 
parameters are listed in Table I. The details of designing 
primary and secondary controllers have been provided in [9] 
and [11].  
It should be stated that since the effect of resistive virtual 
impedances at harmonic frequencies on sharing of current 
harmonics among inverters are previously shown in [9] and 
[10], these resistances are not considered in the experiment 
and only the compensation of voltage distortion by capacitive 
virtual impedances is studied. However, basic resistive-
inductive structure of virtual impedance for fundamental 
positive-sequence component is included.  
Secondary controller is activated at t=3s. This control 
level consists of PI controllers for fundamental negative 
sequence and positive and negative sequences of third, fifth 
and seventh harmonics. The reference values of secondary 
control for unbalance and harmonic distortions are 
0.2%refUF = and 
3 5 7 0.5%ref ref refHD HD HD
± ± ±
= = = . Fig. 5 
shows the values of negative inductances 1vL
− and 3vL
±  which 
are determined by secondary controller. A similar behavior 
was observed for 5vL
± and 7vL
± , but not included to avoid 
paper over-length.  
Before secondary control activation, the DGs output 
voltages (at LC filter capacitance terminal) is distortion-free; 
but, after insertion of negative inductances, these voltages 
become distorted as explained in [10] to improve SLB 
voltage quality. For instance, the variations of UF, 3HD + and 
5HD − at DGs terminal and SLB are depicted in Fig. 6. To 
better observe the voltage quality improvement at SLB, Fig. 7 
shows the three-phase voltage waveform of SLB, before and 
after secondary control activation. It is worth noting that due 
to the experimental limitations, it was not possible to create 
more voltage distortion at SLB to appreciate the 
compensation effectiveness more clearly; however, the 
authors think that the presented results are sufficient to 
demonstrate the performance of the proposed scheme.   
 
 
TABLE I 
POWER STAGE PARAMETERS 
dc link voltage 
LC Filter  
Inductance 
LC Filter Capacitance 
 Vdc (V)  L (mH) C (μF) 
650 1.8 25 
Distribution Lines Nonlinear Loads 
Nonlinear Load Tie 
Line 
Z1/Z2 (Ω,mH) 
CNL/RNL /LNL 
(μF)/(Ω)/(mH) Z (Ω,mH) 
0.3,5.4/0.2,3.6 235/200/0.084 0.1, 1.8 
 
SLB
DG2DG1
Nonlinear
Load
Z
NLC
−+
NLRNLL
Z
2Z
2Z
2Z
1Z
1Z
1Z
 
   (a) 
 
   (b) 
Fig. 4.  Test system: (a) general scheme, (b) photo of experimental setup.   
 
 
(a) 
 
(b) 
Fig. 5.  Reference inductance values generated by secondary controller. 
(a) fundamental negative sequence, (b) third harmonic positive (red) and 
negative (blue) sequences.  
 
 
 
(a) 
 
(b) 
 
(c) 
Fig. 6. Variations of voltage distortion indices: (a) unbalance factor, (b) 
positive sequence of 3rd harmonic, (c) negative sequence of 5th harmonic 
(blue: DG1, red: DG2, green: SLB). 
 
 
(a) 
 
(b) 
Fig. 7. SLB voltage waveforms: (a) before compensation, (b) after compen-
sation. 
 
IV. CONCLUSIONS 
An adaptive capacitive virtual scheme has been proposed 
based on a hierarchical control structure. The control objec-
tive is to mitigate the voltage quality problems at sensitive 
load bus of a microgrid to the desired level. The values of 
capacitive virtual impedances for fundamental negative se-
quence component and positive and negative components of 
selected harmonics are determined by a central secondary 
controller and then sent to the DGs local controllers. It was 
shown by the experimental results that addition of virtual 
capacitances distorts the output voltage of DGs to ensure a 
high quality of voltage at SLB.   
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